# ReconOS:
# Extending OS Services Over FPGAs

Marco Platzner
Computer Engineering Group
University of Paderborn

**marco.platzner@upb.de**

# Reconfigurable Hardware Operating Systems

- Introduce a new layer of abstraction
  - turn hardware accelerators into hardware tasks (threads)
  - rely on an operating system to schedule, place, and execute these tasks

- Motivation
  - increase productivity and portability
  - exploit partial reconfigurability
  - use reconfigurable hardware for dynamic task sets

- Operating system services
  - task management
    - load/remove/preempt/resume
    - communication, synchronization
    - scheduling
  - resource management
  - time management



# ReconOS

- Main goal: extend the **multithreaded programming model** to reconfigurable hardware
  - threads communicate and synchronize using programming model primitives, e.g., semaphores, mutexes, mailboxes, shared memory
  - established model in software-based systems (e.g., POSIX pthreads)



# Hardware Threads

- A hardware thread consists of two parts
  - OS synchronization finite state machine
  - user logic
- A hardware thread is connected to the
  - OS on the main CPU via the OSIF
  - main memory via the MEMIF



# Hardware Threads

- Function library (VHDL) for implementing the OS synchronization FSM

```
1   OSFSM: process (clk, reset)
2     variable ack: boolean;
3   begin
4
5     if reset = '1' then
6       state <= GET_DATA;
7       run <= '0';
8       osif_reset (o_osif , i_osif);
9       memif_reset (o_memif, i_memif);
10    elsif rising_edge (clk) then
11
12      case state is
13
14        when GET_DATA =>
15          mbox_get (o_osif,i_osif,MB_IN,data_in,done);     -- receive new packet
16          next_state <= COMPUTE;
17
18        when COMPUTE =>
19          run <= '1';                                      --  process packet
20          if ready = '1' then
21            run <= '0';
22            next_state <= PUT_DATA;
23          end if;
24
25        when PUT_DATA =>
26          mbox_put (o_osif,i_osif,MB_OUT,data_out,done); -- send processed packet
27          next_state <= LOCK;
28
29        when LOCK =>
30          mutex_lock (o_osif,i_osif,CNT_MUTEX,done);       -- acquire lock
31          next_state <= READ;
32
33        when READ =>
34          read (o_memif,i_memif,addr,count,done);
35          next_state <= WRITE
36
37        when WRITE =>
38          write (o_memif,i_memif,addr,count + 1,done);     -- update counter
39          next_state <= UNLOCK;
40
41        when UNLOCK =>
42          mutex_unlock (o_osif,i_osif,CNT_MUTEX,done);     -- release lock
43          next_state <= GET_DATA;
44
45      end case;
46
47      if done then state <= next_state; end if;
48
49    end if;
50  end process;
```

# Delegate Threads

- A SW delegate thread is associated with every hardware thread
  - calls the OS kernel on behalf of the hardware thread



# Example ReconOS Architecture




- Hardware threads can be loaded / removed by partial reconfiguration
- Hardware threads use cooperative multitasking

# ReconOS Toolflow



# ReconOS Versions

| | |
|---|---|
| Version 1.0 | eCos/PowerPC, Virtex-2Pro (XUPV2P), Virtex-2 (Erlangen Slot Machine) and Virtex-4 (Avnet Virtex-4 PCIe Kit, ML403) |
| Version 2.0 | Linux, eCos / PowerPC, Virtex-2Pro (XUPV2P) and Virtex-4 (ML403)<br>virtual memory support, FIFO interconnect |
| Version 3.0 | Linux, xilkernel / MicroBlaze, Virtex-6 (ML605) |
| Version 3.1 | **Linux / ARM, Xilinx Zynq (Zedboard)** |
| Version ? | Linux / ARM, Xilinx Zynq (Zedboard)<br>**Vivado HLS for hardware thread design,**<br>**direct communication between hardware threads** |

# www.reconos.de




# Experience with ReconOS (1)

## 1. ReconOS supports a step-by-step application design process




1. desktop/Linux

1a. desktop/Linux

2. Zynq/Linux-ARM

3. Zynq/Linux-ARM+accelerators

# Experience with ReconOS (2)

## 2. ReconOS facilitates design space exploration

- Example: video object tracker
  - Virtex-4 FPGA (2 x PPC 405)
  - sw: all threads run in software
  - $hw_*$: a number of threads run in hardware
  - $sw_*$: a number of threads run on second (worker) CPU






# Experience with ReconOS (3)

## 3. ReconOS enables (self-)adaptive systems

- Example: video object tracker
  - performance in [7,10] fps
  - minimize number of cores


frame 5


frame 90


frame 150


frame 260



# Why isn't ReconOS used more?

- ReconOS is an academic project
  - good as playground for research ideas, but we have limited resources for making it easily usable for others
  - out of the box only a few platforms are supported
  - more tutorials and examples needed on the website
- ReconOS is (still) a complex environment
  - requires understanding of platform FPGA architectures and tool flows
  - requires some hardware design skills (for creating hardware threads)
- Performance more important than productivity / flexibility
  - designers tend to optimize to the max, at the end they often have one big hardware thread and thrown away the OS abstractions
- The multi-threading model of ReconOS is obviously not suitable for all types of applications

# OS Abstractions for Heterogeneous Nodes

- Delegate threads, cooperative multitasking (like in ReconOS) for tasks on FPGA and GPU
- Allows for preemption and heterogeneous migration of tasks
  - based on a programming pattern with check-pointing and strip-mining






# Scheduling for Heterogeneous Nodes: HETSCHED

- Experiment
  - sets of 32 tasks: Heat Distribution, Correlation Matrix, Gauss Blur, Markov Chain
  - all tasks implemented on CPU, FPGA, GPU
  - all schedulers are work-conserving

based on task affinities

preemption and heterogeneous migration

based on task runtimes



# Summary: OS Services for FPGAs

- ReconOS: multithreaded programming for software and hardware
- Heterogeneous node: preemption and heterogeneous migration
- Does ReconOS get software programmers on FPGAs?
- Which OS services are useful for FPGAs in …
  - embedded systems
  - high-performance computing
  - warehouse scale computers